

# Wistron Confidential


## MV1

2010/1/21

REV :MV-01

<Core Design>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
wistron		Cover	
Title	Document Number		Rev
Size A3	PATEK		-1
Date:	Thursday, January 21, 2010	Sheet	1 of 50

# Patek UMA Block Diagram



## RS880M strapping

<b>STRAP_DEBUG_BUS_GPIO_ENABLEb</b> Enables the Test Debug Bus using GPIO.(PIN: RS880M--> VSYNC) 0 : Enable      *1 : Disable
<b>RS880: Enable Side port memory ( RS880 use HSYNC)</b> 0 : Enable      1 : Disable
<b>SUS_STAT#</b> Selects Loading of STRAPS From EEPROM *1 : Bypass the loading of EEPROM straps and use Hardware Default Values 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

## PCIE routing

Page 10

LANE 0	LAN
LANE 3	NEW CARD
LANE 4	WLAN

## USB table

Page 19

Pair	Device
	USB-FSD1 FPR
	USB-9 Bluetooth
	USB-8 WLAN
	USB-7 WWAN
	USB-6 USB Card Reader
	USB-5 Right Side
	USB-4 USB Camera
	USB-3 Right Side
	USB-2 Left Side (e-SATA combo)
	USB-1 New Card
	USB-0 Left Side (S/W Debug port)

## SB820M strapping

Note: SB820 has 15K internal PU FOR PCI\_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

	AZ_SDOU#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPC_CLK_KBC (LPCCLK0)	LPC_CLK_DB (LPCCLK1)	SB_GPO200, SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM      DEFAULT
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	L, H = LPC ROM L, L = FWH ROM

## SMBUS Control Table


	SOURCE	BATT	THERMAL SENSOR	CLK GEN	SODIMM	G-SENSOR	SMSC1098	SB-TSI
AB1A_DATA AB1A_CLK	SMSC1098	V	X	X	X	X	X	X
SB_SMB_CLK1 SB_SMB_DAT1	SB820M	X	X	X	X	X	X	X
SB_SMB_CLK0 SB_SMB_DAT0	SB820M	X	V	V	V	V	X	X
CPU_SIC_SB700 CPU_SID_SB700	CPU	X	X	X	X	X	X	V

<Core Design>



		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<b>NOTES</b>			
Size A3	Document Number	<b>PATEK</b>	Rev <b>-1</b>
Date: Thursday, January 21, 2010		Sheet 3 of 50	

CPU VLDI MAX 1.5A

LAYOUT: PLACE CLOSE TO CPU  
ALONG HT POWER SHAPE



S1G3 & S1G4 not support LDT\_REQ#



10 NB0CADOUT15.0] >>>  
10 NB0CADOUT15.0] >>>

NB0CADOUT15 N5 HT\_RXD\_P15  
NB0CADOUT14 M3 HT\_RXD\_P14  
NB0CADOUT13 L5 HT\_RXD\_P13  
NB0CADOUT12 K3 HT\_RXD\_P12  
NB0CADOUT11 J5 HT\_RXD\_P11  
NB0CADOUT10 G5 HT\_RXD\_P10  
NB0CADOUT9 F3 HT\_RXD\_P9  
NB0CADOUT8 E5 HT\_RXD\_P8  
NB0CADOUT7 N3 HT\_RXD\_P7  
NB0CADOUT6 L3 HT\_RXD\_P6  
NB0CADOUT5 J1 HT\_RXD\_P5  
NB0CADOUT4 G1 HT\_RXD\_P4  
NB0CADOUT3 G3 HT\_RXD\_P3  
NB0CADOUT2 E1 HT\_RXD\_P2  
NB0CADOUT1 E3 HT\_RXD\_P1  
NB0CADOUT0 E3 HT\_RXD\_P0  
NB0CADOUT15 P5 HT\_RXD\_N15  
NB0CADOUT14 M4 HT\_RXD\_N14  
NB0CADOUT13 M5 HT\_RXD\_N13  
NB0CADOUT12 K4 HT\_RXD\_N12  
NB0CADOUT11 M4 HT\_RXD\_N11  
NB0CADOUT10 H5 HT\_RXD\_N10  
NB0CADOUT9 E4 HT\_RXD\_N9  
NB0CADOUT8 F5 HT\_RXD\_N8  
NB0CADOUT7 N2 HT\_RXD\_N7  
NB0CADOUT6 M1 HT\_RXD\_N6  
NB0CADOUT5 L2 HT\_RXD\_N5  
NB0CADOUT4 K1 HT\_RXD\_N4  
NB0CADOUT3 H1 HT\_RXD\_N3  
NB0CADOUT2 G2 HT\_RXD\_N2  
NB0CADOUT1 E1 HT\_RXD\_N1  
NB0CADOUT0 E2 HT\_RXD\_N0

10 NB0HTCLKOUT1 >>>  
10 NB0HTCLKOUT0 >>>  
10 NB0HTCLKOUTJ1 >>>  
10 NB0HTCLKOUTJ0 >>>  
10 NB0HTCTL0UT1 >>>  
10 NB0HTCTL0UT0 >>>  
10 NB0HTCTL0UTJ1 >>>  
10 NB0HTCTL0UTJ0 >>>

NB0HTCLKOUT1 J5 HT\_RXCLK\_P1  
NB0HTCLKOUT0 J3 HT\_RXCLK\_P0  
NB0HTCLKOUTJ1 K5 HT\_RXCLK\_N1  
NB0HTCLKOUTJ0 J2 HT\_RXCLK\_N0  
NB0HTCTL0UT1 P3 HT\_RXCTL\_P1  
NB0HTCTL0UT0 N1 HT\_RXCTL\_P0  
NB0HTCTL0UTJ1 P4 HT\_RXCTL\_N1  
NB0HTCTL0UTJ0 P1 HT\_RXCTL\_N0

V\_HT\_B1  
V\_HT\_B2  
V\_HT\_B3  
V\_HT\_B4

AE2  
AE3  
AE4  
AE5

1207  
1028

HT\_TXD\_P15 T4 CPUACADOUT15 >>> CPUACADOUT15.0] 10  
HT\_TXD\_P14 V5 CPUACADOUT14 >>> CPUACADOUT14.0] 10  
HT\_TXD\_P13 V4 CPUACADOUT13 >>> CPUACADOUT13.0] 10  
HT\_TXD\_P12 V5 CPUACADOUT12 >>> CPUACADOUT12.0] 10  
HT\_TXD\_P11 AB5 CPUACADOUT11 >>> CPUACADOUT11.0] 10  
HT\_TXD\_P10 AB4 CPUACADOUT10 >>> CPUACADOUT10.0] 10  
HT\_TXD\_P9 AD5 CPUACADOUT9 >>> CPUACADOUT9.0] 10  
HT\_TXD\_P8 AD4 CPUACADOUT8 >>> CPUACADOUT8.0] 10  
HT\_TXD\_P7 T1 CPUACADOUT7 >>> CPUACADOUT7.0] 10  
HT\_TXD\_P6 U2 CPUACADOUT6 >>> CPUACADOUT6.0] 10  
HT\_TXD\_P5 V1 CPUACADOUT5 >>> CPUACADOUT5.0] 10  
HT\_TXD\_P4 W2 CPUACADOUT4 >>> CPUACADOUT4.0] 10  
HT\_TXD\_P3 AA2 CPUACADOUT3 >>> CPUACADOUT3.0] 10  
HT\_TXD\_P2 AB1 CPUACADOUT2 >>> CPUACADOUT2.0] 10  
HT\_TXD\_P1 AC2 CPUACADOUT1 >>> CPUACADOUT1.0] 10  
HT\_TXD\_P0 AD1 CPUACADOUT0 >>> CPUACADOUT0.0] 10

HT\_TXD\_N15 T3 CPUACADOUT15 >>> CPUACADOUT15.0] 10  
HT\_TXD\_N14 V5 CPUACADOUT14 >>> CPUACADOUT14.0] 10  
HT\_TXD\_N13 V4 CPUACADOUT13 >>> CPUACADOUT13.0] 10  
HT\_TXD\_N12 V5 CPUACADOUT12 >>> CPUACADOUT12.0] 10  
HT\_TXD\_N11 AB5 CPUACADOUT11 >>> CPUACADOUT11.0] 10  
HT\_TXD\_N10 AB3 CPUACADOUT10 >>> CPUACADOUT10.0] 10  
HT\_TXD\_N9 AC5 CPUACADOUT9 >>> CPUACADOUT9.0] 10  
HT\_TXD\_N8 AD3 CPUACADOUT8 >>> CPUACADOUT8.0] 10  
HT\_TXD\_N7 R1 CPUACADOUT7 >>> CPUACADOUT7.0] 10  
HT\_TXD\_N6 U3 CPUACADOUT6 >>> CPUACADOUT6.0] 10  
HT\_TXD\_N5 U1 CPUACADOUT5 >>> CPUACADOUT5.0] 10  
HT\_TXD\_N4 W3 CPUACADOUT4 >>> CPUACADOUT4.0] 10  
HT\_TXD\_N3 AA3 CPUACADOUT3 >>> CPUACADOUT3.0] 10  
HT\_TXD\_N2 AA1 CPUACADOUT2 >>> CPUACADOUT2.0] 10  
HT\_TXD\_N1 AC3 CPUACADOUT1 >>> CPUACADOUT1.0] 10  
HT\_TXD\_N0 AC1 CPUACADOUT0 >>> CPUACADOUT0.0] 10

HT\_TXCLK\_P1 Y4 CPUHTTCLKOUT1 >>> CPUHTTCLKOUT1.0] 10  
HT\_TXCLK\_P0 Y1 CPUHTTCLKOUT0 >>> CPUHTTCLKOUT0.0] 10  
HT\_TXCLK\_N1 Y3 CPUHTTCLKOUTJ1 >>> CPUHTTCLKOUTJ1.0] 10  
HT\_TXCLK\_N0 W1 CPUHTTCLKOUTJ0 >>> CPUHTTCLKOUTJ0.0] 10  
HT\_TXCTL\_P1 T5 CPUHTTCTL0UT1 >>> CPUHTTCTL0UT1.0] 10  
HT\_TXCTL\_P0 R2 CPUHTTCTL0UT0 >>> CPUHTTCTL0UT0.0] 10  
HT\_TXCTL\_N1 R5 CPUHTTCTL0UTJ1 >>> CPUHTTCTL0UTJ1.0] 10  
HT\_TXCTL\_N0 R3 CPUHTTCTL0UTJ0 >>> CPUHTTCTL0UTJ0.0] 10

HTREF0 R6 L0\_REF1 R10 4402K25-GP  
HTREF1 R8 L0\_REF0 R11 4402K25-GP

PLACE WITHIN 1  
SML TRACE  
10ML SPACE

<Core Design>




**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsinchu, Taipei

File **CPU(1/4) HT**  
Size A3 Document Number **PATEK** Rev -1

Date: Monday, March 15, 2010 Sheet 4 of 50








## CPU VDDIO

**LAYOUT: PLACE CLOSE TO CPU BETWEEN CPU AND MEMORY**




«Core Design»





**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

CPU(4/4) POWER


Size A3	Document Number <b>PATEK</b>	Revised
Date: Thursday, January 21, 2010	Sheet 7 of 50	



**H = 5.2mm**










62.10017.J61





**LAYOUT:** Locate close to DIM















Layout Note:  
Place these resistors  
close to the CRT-out  
connector.




## Layout Note:

\* Must be a ground return path between this ground and the ground on the VGA connector.

Pi-filter & 150 Ohm pull-down resistors should be as close as CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.





Hsync & Vsync level shift




DDC\_CRT\_DAT & DDC\_CRT\_CLK  
The signal is 5V-tolerant on RS880M.

## ESD close to connector






## Camera Power&Interface



### LCD Power&Discharge

*Layout 40 mil*



&lt;Core Design



**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

# LVDS Connector/CAMERA

Size A3	Document Number <b>PATEK</b>	Rev -1
------------	---------------------------------	-----------

Date: Monday, March 15, 2010 Sheet 15 of 50

Place R <100mils form pins AD28, AD29

GPP PCIE

NB ALINK

HT

CPU

GFX

LAN

WLAN

NEW

Device\_CLK1 sel:  
bit[1:0]=10, 48Mhz

82.30020.791

PC EXPRESS INTERFACES

CLOCK GENERATOR

ALLOW\_LDTSTOP1

RTC

INTRUDER\_ALERT1

INTRUDER\_ALERT2

INTRUDER\_ALERT3

INTRUDER\_ALERT4

INTRUDER\_ALERT5

INTRUDER\_ALERT6

INTRUDER\_ALERT7

INTRUDER\_ALERT8

INTRUDER\_ALERT9

INTRUDER\_ALERT10

INTRUDER\_ALERT11

INTRUDER\_ALERT12

INTRUDER\_ALERT13

INTRUDER\_ALERT14

INTRUDER\_ALERT15

INTRUDER\_ALERT16

INTRUDER\_ALERT17

INTRUDER\_ALERT18

INTRUDER\_ALERT19

INTRUDER\_ALERT20

INTRUDER\_ALERT21

INTRUDER\_ALERT22

INTRUDER\_ALERT23

INTRUDER\_ALERT24

INTRUDER\_ALERT25

INTRUDER\_ALERT26

INTRUDER\_ALERT27

INTRUDER\_ALERT28

INTRUDER\_ALERT29

INTRUDER\_ALERT30

INTRUDER\_ALERT31

INTRUDER\_ALERT32

INTRUDER\_ALERT33

INTRUDER\_ALERT34

INTRUDER\_ALERT35

INTRUDER\_ALERT36

INTRUDER\_ALERT37

INTRUDER\_ALERT38

INTRUDER\_ALERT39

INTRUDER\_ALERT40

INTRUDER\_ALERT41

INTRUDER\_ALERT42

INTRUDER\_ALERT43

INTRUDER\_ALERT44

INTRUDER\_ALERT45

INTRUDER\_ALERT46

INTRUDER\_ALERT47

INTRUDER\_ALERT48

INTRUDER\_ALERT49

INTRUDER\_ALERT50

INTRUDER\_ALERT51

INTRUDER\_ALERT52

INTRUDER\_ALERT53

INTRUDER\_ALERT54

INTRUDER\_ALERT55

INTRUDER\_ALERT56

INTRUDER\_ALERT57

INTRUDER\_ALERT58

INTRUDER\_ALERT59

INTRUDER\_ALERT60

INTRUDER\_ALERT61

INTRUDER\_ALERT62

INTRUDER\_ALERT63

INTRUDER\_ALERT64

INTRUDER\_ALERT65

INTRUDER\_ALERT66

INTRUDER\_ALERT67

INTRUDER\_ALERT68

INTRUDER\_ALERT69

INTRUDER\_ALERT70

INTRUDER\_ALERT71

INTRUDER\_ALERT72

INTRUDER\_ALERT73

INTRUDER\_ALERT74

INTRUDER\_ALERT75

INTRUDER\_ALERT76

INTRUDER\_ALERT77

INTRUDER\_ALERT78

INTRUDER\_ALERT79

INTRUDER\_ALERT80

INTRUDER\_ALERT81

INTRUDER\_ALERT82

INTRUDER\_ALERT83

INTRUDER\_ALERT84

INTRUDER\_ALERT85

INTRUDER\_ALERT86

INTRUDER\_ALERT87

INTRUDER\_ALERT88

INTRUDER\_ALERT89

INTRUDER\_ALERT90

INTRUDER\_ALERT91

INTRUDER\_ALERT92

INTRUDER\_ALERT93

INTRUDER\_ALERT94

INTRUDER\_ALERT95

INTRUDER\_ALERT96

INTRUDER\_ALERT97

INTRUDER\_ALERT98

INTRUDER\_ALERT99

INTRUDER\_ALERT100

INTRUDER\_ALERT101

INTRUDER\_ALERT102

INTRUDER\_ALERT103

INTRUDER\_ALERT104

INTRUDER\_ALERT105

INTRUDER\_ALERT106

INTRUDER\_ALERT107

INTRUDER\_ALERT108

INTRUDER\_ALERT109

INTRUDER\_ALERT110

INTRUDER\_ALERT111

INTRUDER\_ALERT112

INTRUDER\_ALERT113

INTRUDER\_ALERT114

INTRUDER\_ALERT115

INTRUDER\_ALERT116

INTRUDER\_ALERT117

INTRUDER\_ALERT118

INTRUDER\_ALERT119

INTRUDER\_ALERT120

INTRUDER\_ALERT121

INTRUDER\_ALERT122

INTRUDER\_ALERT123

INTRUDER\_ALERT124

INTRUDER\_ALERT125

INTRUDER\_ALERT126

INTRUDER\_ALERT127

INTRUDER\_ALERT128

INTRUDER\_ALERT129

INTRUDER\_ALERT130

INTRUDER\_ALERT131

INTRUDER\_ALERT132

INTRUDER\_ALERT133

INTRUDER\_ALERT134

INTRUDER\_ALERT135

INTRUDER\_ALERT136

INTRUDER\_ALERT137

INTRUDER\_ALERT138

INTRUDER\_ALERT139

INTRUDER\_ALERT140

INTRUDER\_ALERT141

INTRUDER\_ALERT142

INTRUDER\_ALERT143

INTRUDER\_ALERT144

INTRUDER\_ALERT145

INTRUDER\_ALERT146

INTRUDER\_ALERT147

INTRUDER\_ALERT148

INTRUDER\_ALERT149

INTRUDER\_ALERT150

INTRUDER\_ALERT151

INTRUDER\_ALERT152

INTRUDER\_ALERT153

INTRUDER\_ALERT154

INTRUDER\_ALERT155

INTRUDER\_ALERT156

INTRUDER\_ALERT157

INTRUDER\_ALERT158

INTRUDER\_ALERT159

INTRUDER\_ALERT160

INTRUDER\_ALERT161

INTRUDER\_ALERT162

INTRUDER\_ALERT163

INTRUDER\_ALERT164

INTRUDER\_ALERT165

INTRUDER\_ALERT166

INTRUDER\_ALERT167

INTRUDER\_ALERT168

INTRUDER\_ALERT169

INTRUDER\_ALERT170

INTRUDER\_ALERT171

INTRUDER\_ALERT172

INTRUDER\_ALERT173

INTRUDER\_ALERT174

INTRUDER\_ALERT175

INTRUDER\_ALERT176

INTRUDER\_ALERT177

INTRUDER\_ALERT178

INTRUDER\_ALERT179

INTRUDER\_ALERT180

INTRUDER\_ALERT181

INTRUDER\_ALERT182

INTRUDER\_ALERT183

INTRUDER\_ALERT184

INTRUDER\_ALERT185

INTRUDER\_ALERT186

INTRUDER\_ALERT187

INTRUDER\_ALERT188

INTRUDER\_ALERT189

INTRUDER\_ALERT190

INTRUDER\_ALERT191

INTRUDER\_ALERT192

INTRUDER\_ALERT193

INTRUDER\_ALERT194

INTRUDER\_ALERT195

INTRUDER\_ALERT196

INTRUDER\_ALERT197

INTRUDER\_ALERT198

INTRUDER\_ALERT199

INTRUDER\_ALERT200

INTRUDER\_ALERT201

INTRUDER\_ALERT202

INTRUDER\_ALERT203

INTRUDER\_ALERT204

INTRUDER\_ALERT205

INTRUDER\_ALERT206

INTRUDER\_ALERT207

INTRUDER\_ALERT208

INTRUDER\_ALERT209

INTRUDER\_ALERT210

INTRUDER\_ALERT211

INTRUDER\_ALERT212

INTRUDER\_ALERT213

INTRUDER\_ALERT214

INTRUDER\_ALERT215

INTRUDER\_ALERT216

INTRUDER\_ALERT217

INTRUDER\_ALERT218

INTRUDER\_ALERT219

INTRUDER\_ALERT220

INTRUDER\_ALERT221

INTRUDER\_ALERT222

INTRUDER\_ALERT223

INTRUDER\_ALERT224

INTRUDER\_ALERT225

INTRUDER\_ALERT226

INTRUDER\_ALERT227

INTRUDER\_ALERT228

INTRUDER\_ALERT229

INTRUDER\_ALERT230

INTRUDER\_ALERT231

INTRUDER\_ALERT232

INTRUDER\_ALERT233

INTRUDER\_ALERT234

INTRUDER\_ALERT235

INTRUDER\_ALERT236

INTRUDER\_ALERT237

INTRUDER\_ALERT238

INTRUDER\_ALERT239

INTRUDER\_ALERT240

INTRUDER\_ALERT241

INTRUDER\_ALERT242

INTRUDER\_ALERT243

INTRUDER\_ALERT244

INTRUDER\_ALERT245

INTRUDER\_ALERT246

INTRUDER\_ALERT247

INTRUDER\_ALERT248

INTRUDER\_ALERT249

INTRUDER\_ALERT250

INTRUDER\_ALERT251

INTRUDER\_ALERT252

INTRUDER\_ALERT253

INTRUDER\_ALERT254

INTRUDER\_ALERT255

INTRUDER\_ALERT256

INTRUDER\_ALERT257

INTRUDER\_ALERT258

INTRUDER\_ALERT259

INTRUDER\_ALERT260

INTRUDER\_ALERT261

INTRUDER\_ALERT262

INTRUDER\_ALERT263

INTRUDER\_ALERT264

INTRUDER\_ALERT265

INTRUDER\_ALERT266

INTRUDER\_ALERT267

INTRUDER\_ALERT268

INTRUDER\_ALERT269

INTRUDER\_ALERT270

INTRUDER\_ALERT271

INTRUDER\_ALERT272

INTRUDER\_ALERT273

INTRUDER\_ALERT274

INTRUDER\_ALERT275

INTRUDER\_ALERT276

INTRUDER\_ALERT277

INTRUDER\_ALERT278

INTRUDER\_ALERT279


INTRUDER\_ALERT280

INTRUDER\_ALERT281

INTRUDER\_ALERT282

INTRUDER\_ALERT283





&lt;Core Design





**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title	<b>SB820 SATA&amp;IDE(2/5)</b>
-------	--------------------------------

Size A3	Document Number <b>PATEK</b>	Re
------------	---------------------------------	----

Date: Monday, March 15, 2010 Sheet 17 of 50








**USE this pin to determine INT/EXT CLK**

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCI_CLK4	LPCCCLK_0_R	LPCCCLK_1_R	SB_GPO200, SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDog (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External) DEFAULT	L, H = LPC ROM L, L = FW HW ROM DEFAULT



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI AD[27:23]



Due to PLL issue on current clock chip, the SBlack clock need to come from SRC clocks for RS740 and RS780. Future clock chip revision will fix this.

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



NB CLOCK INPUT TABLE

NB CLOCKS	RS880M
HT_REFCLKP	100M DIFF
HT_REFCLKN	100M DIFF
REFCLK_P	14M SE (1.1V)
REFCLK_N	vref
GFX_REFCLK	100M DIFF(IN/OUT)*
GPP_REFCLK	NC or 100M DIFF OUTPUT
GPPSB_REFCLK	100M DIFF

\* RS880M can be used as clock buffer to output two PCIe reference clocks. The clock chip will generate two 100MHz clocks. The OS can program it to output mode.

<Core Design>

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

**CLKGEN ICS9LPRS480**

**PATEK**

Title


Size A3 Document Number

Date: Monday, March 16, 2010 Sheet 21 of 50


Rev -1


# POWER SW CONN.

## COVER SWITCH




## EC Flash rom 2 M







## Fingerprint




## SATA LED FOR HDD






C105 CLOSE TO U134



#### 4 WIRE PWM Fan Control Circuit





<Core Design>

**wistron**




Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

File	G781 THERMAL		
Size	Document Number	Rev	-1
A3	PATEK		
Date	Monday, March 15, 2010	Sheet	24 of 50







## *E-SATA*




## BlueTooth





**4 IN1 CARD-READER (SD/SD IO/MMC/MMC4.0/MS/MS PRO/XD)**



AFTE14P-GP	AFTP89		1	XD_WE#/SD_CD#
AFTE14P-GP	AFTP90		1	XD_RE#/MS_INS#
AFTE14P-GP	AFTP97		1	XD_CD#


&lt;Core Design&gt;



**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title			CardReader <b>RTS5138</b>		
Size	Document Number		Rev		
A3		<b>PATEK</b>		<b>-1</b>	
Date:	Monday, March 16, 2010	Sheet	26	of	50

# SATA HD Connector





# Mini-Card--WLAN

## Half minicard




## ACCELEROMETER





## Transformer

**LAN Conn**

&lt;Core Design&gt;

wistron





**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

### **Magnetic & RJ45**

**PATEK**

Title			
<b>Magnetic &amp; RJ45</b>			
Size A3	Document Number		Rev
	<b>PATEK</b>		<b>-1</b>
Date:	Monday, March 15, 2010		Sheet 30 of 50


# KBC 1098



ID	R450	R451	R452	R453
DB1	X			
DB2	X			
DB3	X			
DB4	X			
DB5	X			
DB6	X			
DB7	X			
DB8	X			
DB9	X			
DB10	X			
DB11	X			
DB12	X			
DB13	X			
DB14	X			
DB15	X			
DB16	X			
DB17	X			
DB18	X			
DB19	X			
DB20	X			
DB21	X			
DB22	X			
DB23	X			
DB24	X			
DB25	X			
DB26	X			
DB27	X			
DB28	X			
DB29	X			
DB30	X			
DB31	X			
DB32	X			
DB33	X			
DB34	X			
DB35	X			
DB36	X			
DB37	X			
DB38	X			
DB39	X			
DB40	X			
DB41	X			
DB42	X			
DB43	X			
DB44	X			
DB45	X			
DB46	X			
DB47	X			
DB48	X			
DB49	X			
DB50	X			
DB51	X			
DB52	X			
DB53	X			
DB54	X			
DB55	X			
DB56	X			
DB57	X			
DB58	X			
DB59	X			
DB60	X			
DB61	X			
DB62	X			
DB63	X			
DB64	X			
DB65	X			
DB66	X			
DB67	X			
DB68	X			
DB69	X			
DB70	X			
DB71	X			
DB72	X			
DB73	X			
DB74	X			
DB75	X			
DB76	X			
DB77	X			
DB78	X			
DB79	X			
DB80	X			
DB81	X			
DB82	X			
DB83	X			
DB84	X			
DB85	X			
DB86	X			
DB87	X			
DB88	X			
DB89	X			
DB90	X			
DB91	X			
DB92	X			
DB93	X			
DB94	X			
DB95	X			
DB96	X			
DB97	X			
DB98	X			
DB99	X			
DB100	X			



## Layout Notes:

Make sure that the stubs to the test points (KBC\_PWR\_ON, 1098\_XTAL1) in the layout are as short as possible on the high speed signals.



2nd: 82.30001.B81

## System Board ID Detect



2nd: 82.30001.B81

## Core Design

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsinchu, Taipei


**KBC 1098**

Size A3 Document Number **PATEK**


Date: Monday, March 15, 2010 Sheet 31 of 50



**MODEM**  
**MDC 1.5 Conn.**






***Touch\_Pad CONN.***








## AUDIO CODEC(92HD80)









## Ppre-AMP. for Dual External MIC






## AUDIO Conn.




## Speaker Conn.




<Core Design>

<b>wistron</b>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsiehlin, Taipei	
Title			
<b>AUDIO JACK</b>			
Size A3	Document Number <b>PATEK</b>		Rev <b>-1</b>
Date: Monday, March 15, 2010		Sheet 35 of 50	

## Patek UMA Power Block Diagram










**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Date: Monday, March 15, 2010 Sheet 39 of 50














# Adaptor to generate DCBATOUT





	AMBER ON	WHITE ON	ALL OFF
AMBER	-	+	-
WHITE	+	-	-

White LED:  
PIN1 (+)  
PIN2 (-)  
Amber LED:  
PIN1 (-)  
PIN2 (+)



## BATTERY CONNECTOR



<Core Design>

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

**AD & BATT CONN.**

**PATEK**

Date: Monday, March 15, 2010 Sheet 44 of 50

File

Size Custom


Document Number

Rev


-1




### +3VALW to +3VS Transfer




### +5VALW to +5VS Transfer





### +1.5V to +1.5VS Transfer



### +1.1VALW to +1.1VS Transfer



### Discharge circuit-1




«Core Design»

<b>wistron</b>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsinchu, Taipei	
Title		DC/DC	
Size	Document Number	PATEK	
A3		Rev	
Date: Monday, March 15, 2010		Sheet 48 of 50	

84.08884.A37  
Id: 9A Qg: 5 ~ 7nC  
Rdson: 22 ~ 30 mohm





NOTE:  
When AC\_ADAP\_PRES=0 --> 1  
 $V_{in} = (R_{759} // R_{761}) / [(R_{759} // R_{761}) + R_{1247}] = 51125\_VREF$   
 $V_{in} = 17.6145V$

When AC\_ADAP\_PRES=1 --> 0  
 $V_{in} = (51125\_VREF / R_{1247}) + [(+3VL - 51125\_VREF) / (R_{761} + R_{762})] = 51125\_VREF / R_{759}$   
 $V_{in} = 17.212554V$


When ADP\_PRES=0 --> 1  
 $P2 = (R_{756} // R_{758}) / [(R_{756} // R_{758}) + R_{763}] = 51125\_VREF$   
 $P2 = 13.325V$


When ADP\_PRES=1 --> 0  
 $P2 = (51125\_VREF / R_{756}) + [(+3VL - 51125\_VREF) / (R_{757} + R_{758})] = 51125\_VREF / R_{756}$   
 $P2 = 10.824V$

<Core Design>

<b>wlstron</b>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title		<b>ADP OCP</b>	
Size A3	Document Number	<b>PATEK</b>	Rev <b>-1</b>
Date: Monday, March 15, 2010		Sheet 48 of 50	





**WIRELESS LED ENABLE**